View VP-1000AF_1334771.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

VOICE
FEATURES
n n n n n n High quality voice & sound generation Record & playback with external SRAM Playback-only with external EPROM or ROM Stand-alone operation 32K x 8 direct memory addressing, expandable Single 5V DC supply voltage n n n n n n
VP-1000A Digital Voice Processor
Low power consumption Continuous Variable Slope Delta (CVSD) modulation Sampling rate from 24Kbps to 128 Kbps Message digitization with the VP-880 or the VW-1000A Pin to pin compatible with UM5100 40-pin DIP (VP-1000A) or 48-pin QFP (VP-1000AF)
GENERAL DESCRIPTIONS
The VP-1000A is an advanced CMOS LSI chip for general purpose voice/sound record and playback applications. It can be interfaced with external SRAM to construct a realtime recording circuitry, or with external ROM or EPROM for playback only applications. When ROM or EPROM is used, the sound must be digitized by using Eletech's VP-880 Voice Development System or VW1000A Voice EPROM Writer.
The VP-1000A is totally self-contained. It can access the external memory all by itself without the help from any microprocessor. Although the chip provides only 15 address lines, an external counter can be easily added to extend the memory addressing to virtuely no limitation. Therefore very long message length can be achieved easily. Overall, the VP-1000A offers high voice quality and flexible memory addressing that no other chips can.
APPLICATIONS
n Voice memo recorder n Sound effects generator
n Digital announcer for consumer, industrial, security and telecommunication products
VP-1000A (DIP40) Pin Assignment
VP-1000AF (QFP48) Pin Assignment
Eletech Enterprise Co., Ltd. 531-3F Chung-Cheng Road Hsin Tien, Taipei Hsien, Taiwan Tel:+886 2-2218-0068 Fax:+886 2-2218-0254
http://www.eletech.com
Eletech Electronics, Inc. 16019 Kaplan Avenue Industry, CA 91744, U.S.A. Tel: (626) 333-6394 Fax: (626) 333-6494
Supply Voltage, VDD - VSS ..................................... 0 to 5.5V Input Volotage, VIN ........................................... VSS to VDD Operating Temperature, TOP ...................... -10oC to 60oC Storage Temperature, TST .......................... -20oC to 80oC
ABSOLUTE MAXIMUM RATINGS*
* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
ELECTRICAL CHARACTERISTICS
Symbol VDD IDD IDRIVE ISINK VIH VIL IDRIVE ISINK TRESET TWRITE S/N Parameter Supply Voltage Standby Current Clock Drive Current Clock Sink Current Input Voltage Output Current Reset Pulse Width Write Pulse Width
(VDD = 5V, FOSC = 64KHz, FCLOCK = 32 KHz unless otherwise specified) Min. 4.5 16 16 High Low Drive Sink 3.5 0 3 3 500 200 30 4 4 5 1.5 Typ. 5 50 Max. 5.5 Units V uA mA mA V V mA mA ns ns dB
Signal-to-Quantizied Noise Ratio
TIMING DIAGRAM
C1 CLK (internal) RECORD R/W RESET PLAY READ A0 A1
VOICE VP-1000A..........................................................................................2
PIN DESCRIPTIONS
A0 - A14 Output, address bus, expandable by adding a counter. ANG & ANG Output, differential analog audio signal. C1 Input, internal RC oscillator. If external clock is to be used, it must be connected to this pin and its frequency twice as fast as the sampling rate. CLK DRV Output, a square wave of the same frequency as the sampling rate when the chip is in the Record or the Play mode. The frequency will be lower when the chip is in the Idle mode. COMPDATA Input, feedback from the external comparator output. D0 - D7 Input/output, data bus. ENV Input, to be connected to an external integrator output. INT Output, connected to an external integrator to produce envelope waveform. GND Ground. PLAY Input, active low. When the chip is idle but not under reset, pulsing this pin will put the chip in the Play mode. R1 Output, internal RC oscillator. Leave un-connected when using external clock. READ Output, active low. It indicates the chip is in the Play mode. This signal is usually used to enable memory output. RECORD Input, active low. When the chip is idle but not under reset, pulsing this pin will put the chip in the Record mode. RESET Input, active high. Reset the chip back to the Idle mode. This pin is level sensitive. R/W Output, active low. This pin generates a pulse each time the clock counts to eight. It is usually used as a write strobe for the SRAM. Active only in the Record mode. TD, TD Output, for signal modulation. These pins are useful in the Record mode only. VDD Input, supply voltage.
Block Diagram
RESET
TD
TD
ENV INT
A0 : A14 VDD GND
ADDRESS GENERATOR
8-BIT SHIFT REGISTER
COMPDATA MODULATOR ANG ANG
OSC. & TIMING CTRL
OUTPUT BUFFER (TRI-STATE)
MODE CONTROL
R/W READ
R1
C1
CLK DRV
D0 ..............D7
RECORD PLAY
VOICE VP-1000A..........................................................................................3
APPLICATION NOTES
1. Reset Consideration The Reset pin should never be left floating. If the Reset pin is not controlled by a non-floating signal, use the following Reset circuitry. Note that the 0.01uF capacitor is added so that the VP-1000A gets a Reset pulse on power-up.
2. Memory Address Expansion The VP-1000A's internal 15-bit address counter covers memory space up to 32K x 8, or 256K bits. It can be easily expanded by just adding a binary counter, clocked by the falling edge of address line A14. The first counter output becomes A15, the second output becomes A16 and etc. This is possible since once started, the VP-1000A will not stop recording or playing until it is reset. When the internal counter reaches the maximum count, it simply overflows and restarts from zero again. Therefore the VP1000A can access an unlimited amount of memory.
CIRCUIT DESIGN EXAMPLES
1. Single-Message Record and Play, 1M SRAM
VOICE VP-1000A..........................................................................................4
2. Single-Message Playback, 8M EPROM
3. Multiple-Message Playback, Sequential Control The 8M EPROM is divided into 32 equal segments of 256K bits. Each message is stored in such a segment and must be 256K bits or smaller. The first trigger will activate only the first segment. The next trigger will activate the next segment, and etc.
4. Multiple-Message Playback, Controller Interface The 8M EPROM is divided into 32 equal segments of 256K bits. Each message is stored in such a segment and must be 256K bits or smaller. The message is activated via a controller interface which consists of 5 address lines and a strobe signal (PLAY).
VOICE VP-1000A..........................................................................................5

▲Up To Search▲

Price & Availability of VP-1000AF

	To Download VP-1000AF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .